

LVDS Product

DTC34LM85AMS (Rev. 0.0)

REVISED NOV. 2011

+3.3V LVDS 24Bit Flat Panel Display (FPD) Transmitter - 135MHz

General Description

The DTC34LM85AMS transmitter converts 27 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling) data streams. A CLKIN signal is phase-locked and transmitted in parallel with the data streams over a fifth LVDS link. The frequency of TCLK+/- is the same as the input clock, CLKIN. 24 bits of graphic data and 3 bits of timing data are transmitted at a rate of 945 Mbps per LVDS data channel at a transmit clock frequency of 135MHz. Using a 135 MHz clock, the data throughput is 455.625 Mbytes/sec. The RFB pin selects either rising or falling edge trigger of CLKIN. A Rising/Falling edge strobe transmitter will interoperate with a Rising/Falling edge strobe receiver (DTC34LF86L) without any translation logic. This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.

The DTC34LM85AMS is quite suitable for mobile device such as like Tablet PC, MID owing to its low current consumption


Features

- Wide frequency range: 20 to 135 MHz shift clock support
- Narrow bus (10 lines) reduces cable size and cost
- Power-Down Mode
- Support VGA, WVGA, SVGA, XGA, WXGA, SXGA, WSXGA, UXGA, HD and various resolutions.
- Supports Spread Spectrum Clocking
- Supports Data Inputs from 1.8V up to 3.3V
- Low Current Consumption for Mobile Application
- PLL requires no external components
- Package option: 5mm x 5mm FBGA 49BALL
- On Chip Input Jitter Filtering
- Up to 455.625 Megabytes/sec bandwidth

Application

- Tablet PC, Media Tablet
- Mobile Internet Device
- Digital Picture Frame
- Smart Phone
- Mobile TV
- Netbook
- Navigation
- Various Display Devices

Block Diagram




Option Pin Information

- The RFB pin decides clock edge of input signals. (When the RFB pin is floating, falling edge is default.)

Ordering Information

PART NUMBER	PART MARKING	PACKAGE
DTC34LM85AMS	LM85AMS in FBGA package	49-pin T&R

**BGA PIN OUT
(TOP VIEW)**



BGA PIN LIST

Ball #	Signal	Ball #	Signal	Ball #	Signal
A1	/PDN	A2	TX25	A3	TX24
A4	TX22	A5	CLKIN	A6	TX20
A7	TX21	B1	TXOUT3-	B2	TXOUT3+
B3	PLLGND	B4	TX26	B5	GND
B6	TX18	B7	TX19	C1	TCLK-
C2	TCLK+	C3	PLLVCC	C4	IOVCC
C5	RFB	C6	TX16	C7	TX17
D1	TXOUT2-	D2	TXOUT2+	D3	LVDSGND
D4	TX4	D5	TX10	D6	TX14
D7	TX15	E1	TXOUT1-	E2	TXOUT1+
E3	LVDSVCC	E4	TX7	E5	TX6
E6	TX12	E7	TX13	F1	TXOUT0-
F3	TXOUT0+	F3	LVDSGND	F4	TX27
F5	TX5	F6	TX8	F7	TX11
G1	GND	G2	TX0	G3	TX1
G4	TX2	G5	TX3	G6	VCC
G7	TX9	-	-	-	-

Electrical Characteristics

Supply voltage DC SPECIFICATIONS

Symbol	Parameter	Min	Typ	Max	Units
VCC	TTL input supply voltage	3.0	3.3	3.6	V
LVDSVCC	LVDS output supply voltage	3.0	3.3	3.6	V
PLLVCC	PLL supply voltage	3.0	3.3	3.6	V
IOVCC	IO supply voltage	1.62	1.8/2.5/3.3	3.6	V

CMOS/TTL DC SPECIFICATIONS

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V _{IH}	High Level Input Voltage	IOVCC=1.8V	IOVCC/2+0.3			V
		IOVCC=2.5V	IOVCC/2+0.4			
		IOVCC=3.3V	IOVCC/2+0.5			
V _{IL}	Low Level Input Voltage	IOVCC=1.8V			IOVCC/2-0.3	V
		IOVCC=2.5V			IOVCC/2-0.4	
		IOVCC=3.3V			IOVCC/2-0.5	
I _{IN}	Input Current	0V ≤ V _{IN} ≤ IOVCC			±10	uA
I _{PD}	Pull Down Current	/PDN=0V			10	uA

LVDS TRANSMITTER DC SPECIFICATIONS

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V _{OD}	Differential Output Voltage,	RL=100Ω	250	350	450	mV
ΔV _{OD}	Change in V _{OD} between Complimentary Output States				35	mV
V _{OC}	Common Mode Voltage		1.125	1.25	1.375	V
ΔV _{OC}	Change in V _{OC} between Complimentary Output States				35	mV
I _{oz}	Output TRI-STATE Current	/PDN=0V, Vout=0 to Vcc			±10	uA

TRANSMITTER SUPPLY CURRENT

Symbol	Parameter	Conditions	Typ	Max	Units
ICC _{TG}	Transmitter Supply Current (16 Grayscale)	RL=100Ω, CL = 10pF, f = 85MHz		47	mA
ICC _{TW}	Transmitter Supply Current (Worst Case)	RL=100Ω, CL = 10pF, f = 85MHz		50	mA
ICC _{TP}	Transmitter Supply Current (Power Down)	/PDN=0V	10		uA

* All typical values are Vcc = 3.3V, Ta = 25°C

Absolute Maximum Ratings (Note1)

Supply Voltage (Vcc)	-0.3 to +4.0V
CMOS/TTL Input Voltage	-0.3V to (IOVCC + 0.3V)
CMOS/TTL Output Voltage	-0.3V to (Vcc + 0.3V)
LVDS Driver Output Voltage	-0.3V to (Vcc + 0.3V)
Output Short Circuit Duration	Continuous
Junction Temperature	+150 °C
Storage Temperature Range	-65 °C to 150 °C
Lead Temperature (Soldering, 4 sec.)	+260 °C
Maximum Power Dissipation @25°C	1.4W

(Note 1)

"Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation


Transmitter Switching Characteristics

VCC=LVDSVCC=PLLVCC= 3.0~3.6V, IOVCC=1.62~3.6V, Ta=-10 ~ +70°C, T=1/f

Symbol	Parameter	Min	Typ	Max	Units
t _{TCIT}	CLKIN Transition Time			3.0	nS
t _{TCP}	CLKIN Period	7.4	T	50	nS
t _{TCH}	CLKIN High Time	0.4T	0.5T	0.6T	nS
t _{TCL}	CLKIN Low Time	0.4T	0.5T	0.6T	nS
t _{TCD}	CLKIN to TCLK+/- Delay		2T/7 + 2.3		nS
t _{TS}	TTL Data Setup to CLKIN	2.0			nS
t _{TH}	TTL Data Hold from CLKIN	2.0			nS
t _{LVT}	LVDS Transition Time		0.22	0.5	nS
t _{TDP1}	Transmitter Output Data Position 0 (135MHz)	-0.1	0	0.1	nS
t _{TDP0}	Transmitter Output Data Position 1 (135MHz)	T/7-0.1	T/7	T/7+0.1	nS
t _{TDP6}	Transmitter Output Data Position 2 (135MHz)	2T/7-0.1	2T/7	2T/7+0.1	nS
t _{TDP5}	Transmitter Output Data Position 3 (135MHz)	3T/7-0.1	3T/7	3T/7+0.1	nS
t _{TDP4}	Transmitter Output Data Position 4 (135MHz)	4T/7-0.1	4T/7	4T/7+0.1	nS
t _{TDP3}	Transmitter Output Data Position 5 (135MHz)	5T/7-0.1	5T/7	5T/7+0.1	nS
t _{TDP2}	Transmitter Output Data Position 6 (135MHz)	6T/7-0.1	6T/7	6T/7+0.1	nS
t _{TPLLS}	Transmitter Phase Lock Loop Set	-	-	10	mS

AC Timing Diagrams

FIGURE 1. Test Pattern “Worst Case Pattern”



AC Timing Diagrams(Continued)

FIGURE 2. Test Pattern “16 Grayscale Test Pattern”




FIGURE 3. TTL Input





FIGURE 4. LVDS Output

$$V_{diff} = (TXOUT+) - (TXOUT-)$$



AC Timing Diagrams (Continued)

FIGURE 5. Phase Lock Loop Set Time





FIGURE 6. Transmitter Device Operation



Note : 1) $V_{diff} = (TXOUT+) - (TXOUT-), \dots (TCLK+) - (TCLK-)$

FIGURE 7. Parallel TTL Data Inputs Mapped to LVDS Outputs – DTC34LM85AMS






FIGURE 8. Setup/Hold and High/Low Times




Note : 1) CLKIN : for DTC34LM85AMS(RFB=GND), denoted as solid line
 for DTC34LM85AMS(RFB= IOVCC), denoted as dotted line

FIGURE 9. CLKIN to CLKOUT Delay




Note : 1) $V_{diff} = (TXOUT+) - (TXOUT-), \dots (TCLK+) - (TCLK-)$


BGA PACKAGE




TOP VIEW




BOTTOM VIEW



SIDE VIEW



DETAIL Y



DETAIL X

SYMBOL	MIN.	NOM.	MAX.
A	-	-	1.30
A1	0.17	0.22	-
A2	-	0.96	-
D	4.90	5.00	5.10
E	4.90	5.00	5.10
I	0.55 REF.		
J	0.55 REF.		
M	7X7<FULL>		
aaa			0.10
bbb			0.10
ccc			0.08
ddd			0.15
eee			0.05
b	0.25	0.30	0.35
e	0.65 BSC.		
c	0.26 REF.		

NOTE:

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. "e" REPRESENTS THE BASIC SOLDER BALL GRID PITCH.
3. "M" REPRESENTS THE MAXIMUM SOLDER BALL MATRIX SIZE.
4. DIMENSIONS "b" IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER PARALLEL TO PRIMARY DATUM [C].
5. PRIMARY DATUM [C] AND SEATING PLANE ARE DESIGNED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
6. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
7. A1 CORNER MUST BE IDENTIFIED BY LASER MARK.
8. PACKAGE DIMENSIONS CONFORM TO JEDEC REGISTRATION MO-225.

APPLICATION INFORMATION

This application note's purpose is not to specify a strict circuit implementation of a display system using the DTC FPD Interface chipset family, but to provide some guidelines for successful implementation of it.

System Designing Considerations

PCB Layout Considerations

Lines of a LVDS differential signal pair should always be adjacent to eliminate noise interference from other signals and effectively cancel the noise on the differential signals.

The physical length of PCB trace for a given LVDS differential signal pair should be matched as much as possible.

The physical length of PCB trace for each LVDS differential signal pairs should be keep as short as possible; otherwise the differential impedance of PCB must be controlled to be near 100 Ohm.

The physical length of PCB trace of CMOS/TTL signals should be keep as short and close to the same as possible. The PCB trace of CMOS/TTL signals should be isolated from LVDS differential signal pairs, placing them at least "3s" or "2w" away (see Figure 10).

To limit the impedance discontinuities causing signal reflection and crosstalk, the 90° angle on PCB trace must be not used (see Figure 11) and the number of via should be reduced.

If any impedance discontinuities occur on one signal line, it must be mirrored in the other line of the differential pair.

These considerations reduce the signal reflection and crosstalk, and make it helpful to obtain full benefit of the noise and EMI reduction from LVDS.




Figure10. PCB Construct Cross-section




Figure11. PCB Layout Example

Termination

Because of using current mode output driver in LVDS, a termination resistor is required across the receiver's differential input pair per channel and its typical value is 100 Ohms (see Figure 12).

These termination resistors should be placed as close as possible to the receiver's input pins to shorten stubs and effectively terminate the differential lines.

For the type of resistor, surface mount resistors are recommended rather than leaded resistors to avoid additional parasitic inductance.




Figure12. LVDS Differential Termination

Power & Ground

Power supply system performance can be greatly improved by bypassing capacitors that reduce the impact of switching noise and its feedback or interference between different blocks of the circuits.

In general, each VCC pins are required to have separate bypassing sufficient to ensure less than 100 mV peak-to-peak noises on the supply pins, especially PVCC.

Power Up Sequencing

A specific power up sequence is not required in the DTC FPD Interface chipset family. But the best practice is: power up all VCC together and then assert /PDN power-down pins high to enable the transmitter and/or receiver.

The /PDN pin is internally pulled down to ground that the device is disabled if this pin is left open circuited.

When powering down the device, the transmitter outputs remain in tri-state and the receiver outputs are low.

When the device are actively driven, the /PDN pin should be pulled up to VCC by no more than a 10 kOhms resistor.

Falling edge or Rising edge Selection

The DTC FPD receivers are available with either a falling edge data strobe or a rising edge data strobe, which is selectable according to the LCD panel timing controller requirements. The strobe edge only affects the TTL inputs of the transmitter or outputs of the receiver, while the LVDS interface is not affected.

Bit Mapping of FPD Interface Data

The transmitter's data input from the graphic controller consist of 18 bits of video information, a horizontal synchronization bit, a vertical synchronization bit, and an enable bit for 18-bit device, or consist of 24 bits of video information, a horizontal synchronization bit, a vertical synchronization bit, an enable bit , and a spare bit for 24-bit device. Only three LVDS data channels are required for and 18-bit FPD interface application.

The most significant bits (MSB) for an 18-bit application must be mapped exactly the same as the most significant bits in the 24-bit application, and additional least significant in the 24-bit application are mapped the 4th LVDS data channel.

The output of the receiver to LCD panel controller has same bit mapping as the input to the transmitter.

The detailed bit mapping information between the RGB data of graphic information and the CMOS/TTL data pins of the transmitter/receiver is listed in Table 1, and that between the data arrangement of LVDS channels and the CMOS/TTL data pins of the transmitter/receiver is also described in Figure 13 and Figure 14.




Figure13. Bit Mapping between LVDS and CMOS/TTL signals for 18-bit Color Display




Figure14. Bit Mapping between LVDS and CMOS/TTL signals for 24-bit Color Display




Figure15. 24bit FPD interface Application





Figure16. 18bit FPD interface Application

Bit Mapping for 18-bit and 24-bit Color Display

VGA-TFT Data Signal			Transmitter Input Data Pin		Receiver Output Data Pin		TFT Panel Data Signal	
	24-bit	18-bit	24-bit Tx (34LM85)	18-bit Tx (33LM85)	24-bit Rx (34LF/LR86)	18-bit Rx (33LF/LR86)	18-bit	24-bit
LSB	R0		TX0		RX0			R0
	R1		TX1		RX1			R1
	R2	R0	TX2	TX0	RX2	RX0	R0	R2
	R3	R1	TX3	TX1	RX3	RX1	R1	R3
	R4	R2	TX4	TX2	RX4	RX2	R2	R4
	R5	R3	TX6	TX3	RX6	RX3	R3	R5
	R6	R4	TX27	TX4	RX27	RX4	R4	R6
MSB	R7	R5	TX5	TX5	RX5	RX5	R5	R7
LSB	G0		TX7		RX7			G0
	G1		TX8		RX8			G1
	G2	G0	TX9	TX6	RX9	RX6	G0	G2
	G3	G1	TX12	TX7	RX12	RX7	G1	G3
	G4	G2	TX13	TX8	RX13	RX8	G2	G4
	G5	G3	TX14	TX9	RX14	RX9	G3	G5
	G6	G4	TX10	TX10	RX10	RX10	G4	G6
MSB	G7	G5	TX11	TX11	RX11	RX11	G5	G7
LSB	B0		TX15		RX15			B0
	B1		TX18		RX18			B1
	B2	B0	TX19	TX12	RX19	RX12	B0	B2
	B3	B1	TX20	TX13	RX20	RX13	B1	B3
	B4	B2	TX21	TX14	RX21	RX14	B2	B4
	B5	B3	TX22	TX15	RX22	RX15	B3	B5
	B6	B4	TX16	TX16	RX16	RX16	B4	B6
MSB	B7	B5	TX17	TX17	RX17	RX17	B5	B7
	Hsync	Hsync	TX24	TX18	RX24	RX18	Hsync	Hsync
	Vsync	Vsync	TX25	TX19	RX25	RX19	Vsync	Vsync
	DE	DE	TX26	TX20	RX26	RX20	DE	DE

Table1. Bit Mapping for 18bit and 24bit Color Display.

Typical Application Schematic



Pin Name	Pin #(BGA)	Type	Description
TXOUT0-, TXOUT0+	F1,F2	LVDS OUT	LVDS differential data outputs.
TXOUT1-, TXOUT1+	E1,E2	LVDS OUT	
TXOUT2-, TXOUT2+	D1,D2	LVDS OUT	
TXOUT3-, TXOUT3+	B1,B2	LVDS OUT	
TCLK-, TCLK+	C1,C2	LVDS OUT	LVDS differential clock outputs.
TX0 ~ TX6	G2,G3,G4,G5,D4,F5,E5	IN	Data inputs. This includes : 8 Red, 8 Green, 8 Blue, and 3 control lines (HSYNC, VSYNC, DE)
TX7 ~ TX13	E4,F6,G7,D5,F7,E6,E7	IN	
TX14 ~ TX20	D6,D7,C6,C7,B6,B7,A6	IN	
TX21,22,24 ~ TX27	A7,A4,A3,A2,B4,F4	IN	
CLKIN	A5	IN	Clock input. This falling edge acts as data strobe
/PDN	A1	IN	Power down control /PDN=IOVCC : Normal operation /PDN=GND : Power down (all output are low)
RFB	C5	IN	Programmable strobe select. RFB=IOVCC :Rising edge, RFB=GND:Falling edge
VCC	G6	Power	Power supply pins for digital.
GND	B5,G1	Ground	Ground pins for digital.
LVDSVCC	E3	Power	Power supply pin for LVDS outputs.
LVDSGND	D3,F3	Ground	Ground pins for LVDS outputs.
PLLVCC	C3	Power	Power supply pin for PLL.
PLLGND	B3	Ground	Ground pin for PLL.
IOVCC	C4	Power	Power pin for IO.

Table2. Package Pin Description

IMPORTANT NOTICE:

- The contents of this data sheet are subject to change without prior notice.

DOESTEK Co., Ltd. (www.doestek.co.kr)

6F TechnoComplex Korea Univ., Anam-Dong5-Ga, Songbuk-Gu, SEOUL, KOREA Tel) 82-2-926-9464